Show all publications

Self-Adaptive Network-on-Chip Interface

Open DOI PageDownload Bibliography in Open DocumentDownload Bibliography in HTMLDownload BibTeXDownload RISDownload Bibliographical Ontology (RDF)
Authors:
Details:
In IEEE Embedded Systems Letters, vol. 5(4), pp. 73-76, 2013.
DOI: 10.1109/LES.2013.2285175.
Abstract:
This paper presents an original approach of bandwidth-oriented self-adaptivity in the domain of Networkon- Chip, where reconfiguration is handled by network interfaces offering traffic with guarantee of service. Reconfiguration is first based on multiple FIFOs with variables bounds and implemented in a single dual-port memory with a dedicated controller. Secondly, it relies on multiple and compliant TDMA tables based on a new heuristic for path computation. Combination of both techniques provide significant bandwidth improvement with a negligible resource overhead. The proposed solution is demonstrated with cycle-accurate VHDL simulation and FPGA implementation for synthetic and image processing applications.
Keywords:
Reconfigurable Network-on-Chip, dynamic reconfiguration, self-adaptivity, network-interfaces
Publication Category:
International journal with reading committee
Copyright 2010-2019 © Laboratoire Connaissance et Intelligence Artificielle Distribu√©es - Université Bourgogne Franche-Comté - Privacy policy